

NS6168 Datasheet

Dual MIPI DSI to Dual 12.8Gbps HSMT
Automotive Serializer

Revision 0.1

Mar. 6, 2025

© Copyright 2021-2025 Norel Systems Limited

All rights reserved.

No part of this document may be reproduced, stored, or transmitted, in any form or by any means without the prior written permission of Norel Systems.

Data contained in this document is subject to change without notice. Norel Systems makes no warranties of any kind, of functionality or suitability. Norel Systems assumes no responsibility for any errors that may appear in this document.

Norel Systems assumes no responsibility or liability for any use of the information contained herein.

Table of Contents

1.	Introduction	5
1.1.	Applications.....	5
1.2.	Features.....	6
2.	Pin Locations and Descriptions	8
2.1.	Package Diagram with Pin Locations	8
2.2.	Pin Definitions.....	9
2.3.	Multifunction Pin Assignments	12
2.4.	I2C Address and Mode Select Configuration	12
3.	Package Information.....	14
3.1.	64-Pin QFN (9x9mm) Package.....	14

List of Figures

Figure 1. Application Example	5
Figure 2. NS6168 Pinout	8
Figure 3. 64-Pin QFN Package Outline	14

List of Tables

Table 1. Pin Type Description	9
Table 2. Pin Description	9
Table 3. IDX Input Map	12
Table 4. MODE_SEL0 Input Map.....	12
Table 5. MODE_SEL1 Input Map.....	13
Table 6. 64-Pin QFN Package Mechanical Data	14

1. Introduction

The NS6168 serializer chip is compliant to Automotive Wired High-Speed Media Transmission (HSMT) standard. Pairing with a compatible HSMT deserializer, the NS6168 is used for transmission of forward video and bidirectional audio and control data. The NS6168 converts a single or dual MIPI DSI inputs to HSMT output, and transmits the output to the paired deserializer over a single or dual HSMT links. Each HSMT link operates at a data rate up to 12.8Gbps in the forward direction and 100Mbps in the backward direction. The NS6168 supports 15m Coaxial cable or 8m Shielded Twisted Pair (STP) cable at 12.8Gbps. The NS6168 is AEC-Q100 Grade 2 certified with automotive temperature range of -40 °C to +105 °C, and compliant with ISO 10605 and IEC 61000-4-2 ESD standards.

The NS6168 is ISO 26262 ASIL-B certified and supports I2C and SPI control ports, flexible GPIO with trigger mode, constant latency mode and oversample mode, tunneled UART, forward and backward audio channels, a built-in ADC, temperature sensor, and an extensive set of diagnostics for functional safety.

1.1. Applications

- High-resolution Automotive Navigation System
- Central Information Display (CID)
- Digital Instrument Clusters
- Rear Seat Entertainment (RSE)
- Head Units and HMI Modules
- Rear View and Side Mirror Displays




Figure 1. Application Example

1.2. Features

- Single or dual MIPI DSI input ports
 - 24/30-bit RGB, loosely packed 18-bit RGB, 16/20/24-bit YUV422, and loosely packed 20-bit YUV422
 - D-PHY v1.2 compliant
 - Up to four data lanes per port with up to 2.5Gbps/lane
 - Supports superframe splitting capability
- HSMT link for system and power flexibility
 - Supports two HSMT links
 - 2.0, 3.2, 4.0, or 6.4Gbps forward-link rates in NRZ mode per link
 - 8.0 or 12.8Gbps forward-link rates in PAM4 mode per link
 - 100Mbps backward-link rate per link
- Robust communication in automotive environment
 - Backward channel adaptive equalization
 - RS-FEC for protection of forward video and bidirectional control data
 - Retransmission
 - Backward channel eye timing margin monitor for continuous link margin diagnosis
- Digital audio with I2S and TDM interface
 - Supports forward-direction 7.1 HD audio and up to 192kHz sample rate
 - Supports backward-direction 8 channels at 48kHz sample rate or 2 channels at 192kHz sample rate
- Supports bulk and tunneling modes I2C (master up to 833Kbps, slave up to 1Mbps)
- Supports SPI (master/slave up to 50Mbps), UART (TX/RX), GPIO, and interrupt for touch-screen and other use cases
- Supports data transfers I2C<->I2C, I2C<->SPI, UART<->UART, I2C->UART TX, SPI->UART TX
- Functional safety
 - AEC Q100 Grade-2 and ISO 26262 ASIL-B
 - CRC protection of control-channel data (I2C and SPI)

- Video data error correction and retransmission
- Video watermark insertion and detection
- Video test pattern generation
- Advanced diagnostics
 - Line fault detection
 - Supply voltage monitor
- Programmable spread spectrum for EMI reduction
- 9mm x 9mm 64-pin QFN package

2. Pin Locations and Descriptions

2.1. Package Diagram with Pin Locations

Figure 2 shows the NS6168 pinout from the top of the package.




Figure 2. NS6168 Pinout

2.2. Pin Definitions

This section provides a detailed description of each signal. Table 1 is used to describe the signal type. Table 2 is used to describe the detailed pin description.

Table 1. Pin Type Description

Type	Description
I	Input
O	Output
I/O	Input/Output
HS	High speed
OD	Open drain
PH	Pull high resistor
PL	Pull low resistor
P	Power supply
G	Ground

Table 2. Pin Description

Signal Name	Pin NO.	Type	Power Supply	Description
Serial Interface				
TX0P	27	I/O, HS	VDD11_T	Positive Coax/Twisted-Pair Serial-Data Input/Output 0.
TX0N	26	I/O, HS		Negative Twisted-Pair Serial-Data Input/Output 0.
TX1P	23	I/O, HS		Positive Coax/Twisted-Pair Serial-Data Input/Output 1.
TX1N	22	I/O, HS		Negative Twisted-Pair Serial-Data Input/Output 1.
MIPI DSI DPHY Interface				
M0_CKP	60	I	VDD11_M	D-PHY Port 0 Clock Lane Positive Input.
M0_CKN	59	I		D-PHY Port 0 Clock Lane Negative Input.
M0_D0P	58	I		D-PHY Port 0 Data Lane 0 Positive Input.
M0_D0N	57	I		D-PHY Port 0 Data Lane 0 Negative Input.
M0_D1P	56	I		D-PHY Port 0 Data Lane 1 Positive Input.
M0_D1N	55	I		D-PHY Port 0 Data Lane 1 Negative Input.
M0_D2P	54	I		D-PHY Port 0 Data Lane 2 Positive Input.
M0_D2N	53	I		D-PHY Port 0 Data Lane 2 Negative Input.
M0_D3P	52	I		D-PHY Port 0 Data Lane 3 Positive Input.
M0_D3N	51	I		D-PHY Port 0 Data Lane 3 Negative Input.
M1_CKP	8	I		D-PHY Port 1 Clock Lane Positive Input.

Pin Description (continued)

Signal Name	Pin NO.	Type	Power Supply	Description
M1_CKN	7	I	VDD11_M	D-PHY Port 1 Clock Lane Negative Input.
M1_D0P	6	I		D-PHY Port 1 Data Lane 0 Positive Input.
M1_D0N	5	I		D-PHY Port 1 Data Lane 0 Negative Input.
M1_D1P	4	I		D-PHY Port 1 Data Lane 1 Positive Input.
M1_D1N	3	I		D-PHY Port 1 Data Lane 1 Negative Input.
M1_D2P	2	I		D-PHY Port 1 Data Lane 2 Positive Input.
M1_D2N	1	I		D-PHY Port 1 Data Lane 2 Negative Input.
M1_D3P	63	I		D-PHY Port 1 Data Lane 3 Positive Input.
M1_D3N	62	I		D-PHY Port 1 Data Lane 3 Negative Input.
Analog Signal Interface				
MODE_SEL0	18	I	VDD18_A	Mode Select 0. This pin is in VDD18_A power supply domain and the voltage to this pin is provided by a resistor divider between VDD18_A and ground.
MODE_SEL1	32	I		Mode Select 1. This pin is in VDD18_A power supply domain and the voltage to this pin is provided by a resistor divider between VDD18_A and ground.
MODE_SEL2	13	I		Mode Select 2. This pin is in VDD18_A power supply domain and the voltage to this pin is provided by a resistor divider between VDD18_A and ground.
IDX	19	I		I2C Address Select. This pin is in VDD18_A power supply domain and the voltage to this pin is provided by a resistor divider between VDD18_A and ground.
REXT	20	I		5.1k Ω $\pm$ 1% external reference resistor connected between this pin and ground.
REFCLK/XI	41	I	VDDH_IO	REFCLK: 25MHz Reference Clock Input. XI: Crystal Input/Oscillator Input. This pin should be connected to a 25MHz crystal or crystal oscillator.
NC/XO	40	O		NC: No connect if REFCLK is used. XO: Crystal Output. If a crystal oscillator is connected to XI, XO must be left open.
Multifunctional GPIO Interface				
PWDNB	31	I	VDDH_IO	Active-Low Power-Down Input with a 200k Ω Pulldown to Ground. Set PWDNB low to enter power-down mode.
GPIO0	14	I/O		GPIO0 Pin with an internal 100k Ω pulldown to ground.
GPIO1	15	I/O		GPIO1 Pin with an internal 100k Ω pulldown to ground.
GPIO2	38	I/O		GPIO2 Pin with an internal 100k Ω pulldown to ground.

Pin Description (continued)

Signal Name	Pin NO.	Type	Power Supply	Description
GPIO3	39	I/O	VDDH_IO	GPIO3 Pin with an internal 100kΩ pulldown to ground.
GPIO4	10	I/O		GPIO4 Pin with an internal 100kΩ pulldown to ground.
GPIO5	37	I/O		GPIO5 Pin with an internal 100kΩ pulldown to ground.
GPIO6	36	I/O		GPIO6 Pin with an internal 100kΩ pulldown to ground (enabled by default and can be disabled) or an ADC input.
GPIO7	34	I/O		GPIO7 Pin with an internal 100kΩ pulldown to ground.
GPIO8	35	I/O		GPIO8 Pin with an internal 100kΩ pulldown to ground (enabled by default and can be disabled) or an ADC input.
GPIO9	29	I/O		GPIO9 Pin with an internal 100kΩ pulldown to ground.
GPIO10	46	I/O		GPIO10 Pin with an internal 100kΩ pulldown to ground.
GPIO11	45	I/O		GPIO11 Pin with an internal 100kΩ pullup to V _{DDH_IO} . Configured as I2C1_SDA after power-up.
GPIO12	44	I/O		GPIO12 Pin with an internal 100kΩ pullup to V _{DDH_IO} . Configured as I2C1_SCL after power-up.
GPIO13	43	I/O		GPIO13 Pin with an internal 100kΩ pulldown to ground.
GPIO14	30	I/O		GPIO14 Pin with an internal 100kΩ pulldown to ground.
I2C_SDA	48	I/O, OD		I2C 0 Data.
I2C_SCL	47	I/O, OD		I2C 0 Clock.
Power and Ground				
VDD11_C	9, 42, 50	P		1.15V Core logic power supply.
VDD11_T	21, 25	P		1.15V Serial I/O power supply.
VDD11_A	17, 28	P		1.15V Analog power supply.
VDD11_M	64	P		1.15V MIPI circuit power supply.
VDD18_A	24, 61	P		1.8V Analog power supply.
VDDH_IO	16, 33	P		1.8V, 2.5V or 3.3V I/O power supply.
EP		G		Exposed Pad. EP is internally connected to device ground. EP must be connected to the PCB ground plane through an array of vias for proper thermal and electrical performance.
Other Pins				
NC	11, 12, 49			No connect.

2.3. Multifunction Pin Assignments

NS6168 internally supports one I2C master, two I2C slaves, one SPI master with up to 4 SPI_CSN output signals, one SPI slave, 17x GPIO, 2x UART TX, 2x UART RX, one I2S TX for backward direction audio supporting 8 channels at 48kHz sample rate or 2 channels at 192kHz sample rate, and two I2S RX for forward direction audio supporting 7.1 HD audio and up to 192kHz sample rate. Multifunction pin assignments are available via register configurations.

2.4. I2C Address and Mode Select Configuration

Table 3. IDX Input Map

IDX Input Voltage (percentage of V_{DD18_A}) ⁽¹⁾⁽²⁾			Suggested Resistor ($\pm 1\%$ tolerance) ⁽²⁾		Configuration	
Min	Typ	Max	R1(k-ohms)	R2(k-ohms)	I2C Slave 0 Address (8-bit)	I2C Slave 1 Address (8-bit)
0.0%	0.0%	7.8%	open	10	0x18	0x1A
11.8%	14.8%	17.9%	84.5	14.7	0x20	0x22
21.9%	24.9%	27.9%	75	24.9	0x28	0x2A
31.9%	34.9%	37.9%	64.9	34.8	0x30	0x32
41.9%	44.9%	48.1%	57.6	47	reserved	
52.1%	55.1%	58.1%	47	57.6	reserved	
62.1%	65.1%	68.1%	34.8	64.9	reserved	
72.1%	75.1%	78.1%	24.9	75	reserved	
82.1%	85.2%	88.2%	14.7	84.5	reserved	
92.2%	100.0%	100.0%	10	open	reserved	

Table 4. MODE_SEL0 Input Map

MODE_SEL0 Input Voltage (percentage of V_{DD18_A}) ⁽¹⁾⁽²⁾			Suggested Resistor ($\pm 1\%$ tolerance) ⁽²⁾		Configuration		
Min	Typ	Max	R1(k-ohms)	R2(k-ohms)	Cable	Data Rate	Forward Link Modulation
0.0%	0.0%	7.8%	open	10	COAX/STP	6.4Gbps	NRZ
11.8%	14.8%	17.9%	84.5	14.7		4.0Gbps	NRZ
21.9%	24.9%	27.9%	75	24.9	reserved		
31.9%	34.9%	37.9%	64.9	34.8	reserved		
41.9%	44.9%	48.1%	57.6	47	COAX	12.8Gbps	PAM4
52.1%	55.1%	58.1%	47	57.6		8.0Gbps	PAM4
62.1%	65.1%	68.1%	34.8	64.9	STP	12.8Gbps	PAM4
72.1%	75.1%	78.1%	24.9	75		8.0Gbps	PAM4
82.1%	85.2%	88.2%	14.7	84.5	COAX/STP	3.2Gbps	NRZ
92.2%	100.0%	100.0%	10	open		2.0Gbps	NRZ

Table 5. MODE_SEL1 Input Map

MODE_SEL1 Input Voltage (percentage of V_{DD18_A}) ⁽¹⁾⁽²⁾			Suggested Resistor ($\pm 1\%$ tolerance) ⁽²⁾		Configuration	
Min	Typ	Max	R1(k-ohms)	R2(k-ohms)	Auto Link	I2C Slave Speed ⁽³⁾
0.0%	0.0%	7.8%	open	10	enabled	100-400kbps
11.8%	14.8%	17.9%	84.5	14.7	reserved	
21.9%	24.9%	27.9%	75	24.9	reserved	
31.9%	34.9%	37.9%	64.9	34.8	reserved	
41.9%	44.9%	48.1%	57.6	47	reserved	
52.1%	55.1%	58.1%	47	57.6	reserved	
62.1%	65.1%	68.1%	34.8	64.9	reserved	
72.1%	75.1%	78.1%	24.9	75	reserved	
82.1%	85.2%	88.2%	14.7	84.5	reserved	
92.2%	100.0%	100.0%	10	open	disabled	100-400kbps

- (1) Voltage-divider resistor tolerance and V_{DD18_A} supply ripple must not cause the IDX, MODE_SEL0, or MODE_SEL1 input voltage to exceed the maximum or minimum limits.
- (2) Each resistor in the voltage divider must be $\leq 100k\Omega$. R1 connects to V_{DD18_A} , and R2 connects to ground.
- (3) The data rate of an I2C slave is up to 1Mbps, and can be programmed via the configuration register bits.

3. Package Information

3.1. 64-Pin QFN (9x9mm) Package





Figure 3. 64-Pin QFN Package Outline

Table 6. 64-Pin QFN Package Mechanical Data



		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.8	0.85	0.9
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2	---	0.65	---
L/F THICKNESS		A3	0.203 REF		
SIDE WETTABLE DEPTH		A4	0.075	---	0.18
LEAD WIDTH		b	0.2	0.25	0.3
BODY SIZE	X	D	9 BSC		
	Y	E	9 BSC		
LEAD PITCH		e	0.5 BSC		
EP SIZE	X	D2	7.4	7.5	7.6
	Y	E2	7.4	7.5	7.6
LEAD LENGTH		L	0.3	0.4	0.5
SIDE WETTABLE WIDTH		L1	0.01	---	0.09
LEAD TIP TO EXPOSED PAD EDGE		K	0.35 REF		
PACKAGE EDGE TOLERANCE		aaa	0.1		
MOLD FLATNESS		ccc	0.1		
LEAD OFFSET		bbb	0.1		
		ddd	0.05		
EXPOSED PAD OFFSET		fff	0.1		
COPLANARITY		eee	0.08		